In this paper we present an autonomous non-volatile ferroelectric memory latch using the principle that when an electric field is applied to a ferroelectric capacitor, the positive and negative remnant polarization charge states of the capacitor are denoted as either data '0' or data '1'. The latch holds the new data as long as power is applied and returns automatically to that state when the power is removed and reapplied ensuring non-volatility. Further the memory latch is autonomous as it operates with the ground, power and output node connections only. The unique quality of this latch circuit is that it can be written when powered off. The circuit was laid out using discrete components which was used to characterize the design. This paper analyses the electrical characterization and the data retention of the circuit.
Introduction
We present the electrical characterization an autonomous non-volatile ferroelectric memory latch using the principle that when an electric field is applied to a ferroelectric capacitor, the positive and negative remnant polarization charge states of the capacitor are denoted as either data '0' or data '1'. The properties of the ferroelectric material to store an electric polarization in the absence of an electric field make the device non-volatile. Further the memory latch is autonomous as it operates with the ground, power and output node connections, without any externally clocked control line. The unique quality of this latch circuit is that it can be written when powered off.
The advantages of this latch over flash memories are:
a) It offers unlimited reads/writes. b) Works on symmetrical read/write cycles. c) The latch is asynchronous.
The circuit was initially developed by Radiant Technologies Inc., Albuquerque, New Mexico.
Circuit Layout
The circuit shown in Fig. 1 was built using two bi-polar junction transistors. The PNP transistor turns on if the base voltage is 0.7 V less than its emitter voltage while the NPN transistor turns on if its corresponding base voltage is 0.7 V greater than the voltage at its emitter. The NPN transistor acts as the data switch and PNP transistor is the feedback switch. The drop across the diode formed by the PNP base circuit provides the detection threshold necessary for the feedback switch to delay its activation. A Sawyer tower circuit is constructed at the base of the transistors. The sense capacitor collects charge from the ferroelectric capacitor C data such that the voltage at the base of the NPN transistor is
The numerical value of C sense is determined by how much charge is present in the ferroelectric capacitor C data . The C sense and C data are in a ratio such that if the C data switches, the C sense turns on the NPN transistor.
Switching Capacitance of the Ferroelectric Capacitor [1]
The ferroelectric capacitance used is of type AB White from Radiant Technologies Inc. These capacitors posses an area of 0.0001 square centimeters and 2600 Å of 20/80 PZT between platinum electrodes. The graph is a measure of the capacitance present in the ferroelectric capacitor as a function of voltage. The current generated by the ferroelectric capacitance depends on the voltage at the output node as well as the remnant polarization state of the ferroelectric capacitance. Figure 2 shows the capacitance switching in and around +2 V and -2 V of applied voltage for the ferroelectric capacitance. This inherent property of the ferroelectric capacitance to switch for certain applied voltages plays a vital role while programming the memory device.
Power Supply
From the previous figure we know that the ferroelectric capacitance switches for certain applied voltages. The ferroelectric capacitance, C data should be in the switched stage in order to program the device. The key aspect during the read or write operation of this latch is to be able to switch the ferroelectric capacitance. This is done by changing the voltage at the power supply node as shown in Fig. 3 .
The solid line indicated the voltage at the power supply node during general times and the dotted line indicates the voltage that brings about the switch in the ferroelectric capacitance in order to perform read and write operations.
Write Operation
A '0' or one '1' can be written onto the latch by first ramping the voltage at the power supply node to 2 Vpp. This causes a switch in the ferroelectric capacitance as shown in Fig. 2 . The power supply is now turned off and a 2 v signal is applied at the input node which causes the state of the data stored in the latch to be reversed. Thus a '1' is written to the latch if its previous state was '0' and vice versa. The written data is indicated by the arrow line in the following images. The voltage at the power supply node and the voltage at the junction between the capacitors are also shown in the figures. Figure 4 shows data '0' been written to the latch indicated by the arrow line while Fig. 5 shows a data '1' been written to the device indicated by the arrow line.
Read Operation
In order to read from the latch, the ferroelectric capacitance is switched by ramping the voltage at the power supply node to 2 Vpp and then switched off. The data stored on the latch is read by then ramping the power supply voltage to 5 Vpp. The initial switch in the ferroelectric capacitance C data causes the C sense to turn on the NPN transistor. The NPN transistor pulls the output node down turning on the PNP transistor. Now the PNP transistor pulls up the base of the NPN transistor in order to hold it on thus bringing both PNP and NPN transistors to stable on state for the data to be read .The data that is read is indicated by the arrow line in the following images. Figure 6 indicates data '0' being read from the latch and Fig. 7 indicates the data '1' being read from the device.
